

08/937,877

IN THE UNITED STATES PATENT AND TRADEMARK OFFICE
APPLICATION FOR PATENT

CIRCLE CORRECTION IN DIGITAL LOW-PASS FILTER

Inventor: Anatoliy V. Tsyrganovich

Background of the Invention

5 The present invention relates to digital filters, especially digital low-pass filters for use with graphics encoders for video signals.

10 Figure 1 is a diagram of an example of a prior art digital filter 10. The digital filter 10 uses delay elements 12, 14, 16, 18 and 20, and summer 22. Such a digital filter produces an output defined by the equation

$$output(n) = g_1 input(n) + g_2 input(n-1) + g_3 input(n-2)$$

Any input is filtered in this prior art digital filter. It is desired to have an improved digital filter system.

Summary of the Preferred Embodiment

15 As described in the book "Video Demystified," Second Edition, by Keith Jack, incorporated herein by reference, digital video encoders typically use digital filters. In video encoders, the video pixel data can be defined in the Hue-Saturation-Intensity color space. The
20 intensity corresponds to the black and white picture; the hue indicates the color, such as red or blue; and the saturation is an indication of the value of the color. A color with the same hue can have different saturation values; the same hue can range from pink to
25 a dark red.

The most common television standards are the National Television Standards Committee (NTSC) standard used in the United States and the Phase Alternation Line (PAL) standard used in many European countries. Both of these standards derive from earlier standards in which all of the picture data is used to encode the black and white picture or luminance.

The color (hue and saturation) information is encoded onto a chrominance subcarrier about a subcarrier frequency within the picture data bandwidth. The chrominance subcarrier has a phase which encodes hue information and an amplitude which encodes saturation information.

In some situations, as described in the co-pending application of the same inventor entitled "Reduction of Color Transition Distortions in NTSC/PAL Encoder," incorporated herein by reference, it is beneficial to use the hue phase change between the pixel values which gives the minimum absolute value of the phase change. For example, a phase change from $\frac{1}{4}\pi$ to $\frac{7}{4}\pi$ produces a $\frac{3}{2}\pi$ phase change. By using the phase change from $\frac{1}{4}\pi$ to $-\frac{1}{4}\pi$ instead, the change in the hue is only $-\frac{1}{2}\pi$ and the color distortion between pixels is reduced.

A difficulty with this method concerns a hue signal simply reconstructed using the modified phase values. A large number of consecutive positive or negative modified phase change values can be produced. This would require a large number of bits for the reconstructed hue.

One embodiment of the present invention is the use of a correction signal which is a $2\pi n$ offset, n being an integer, added to the hue signals in order to keep the hue signals bounded. The $2\pi n$ correction signal does not affect the value of hue, since the hue values are encoded as a phase.

Another embodiment of the present invention is the use of a special filter for the hue signal that does not filter the $2\pi n$ correction components. A normal filter would filter the 2π step change component of the correction signal and produce spurious phase (color) values in the output video signal.

Another embodiment of the present invention is a digital filter that includes an unfiltered correction. In a preferred embodiment, the unfiltered correction is added by a summer in coefficient circuitry of the filter, and does not pass through an input delay line of the digital filter.

Brief Description of the Drawings

The above and other features and aspects of the present invention will become more apparent upon reading the following detailed description in conjunction with the accompanying drawings, in which:

Figure 1 is a diagram of a prior art digital filter;

Figure 2 is a diagram of a digital filter of the present invention using an unfiltered correction input;

Figure 3 is a diagram of an encoder for a video signal;

Figure 4 is a diagram of the filter of the present invention for use with the encoder of Figure 3;

Figure 5 is a digital phase circuitry for use with the filter of Figure 4;

Figure 6A is a graph of an input phase signal;

Figure 6B is a graph of a differential phase signal;

Figure 6 is an input to the phase corrector circuitry;

Figure 6D is a graph of the correction pulse;

Figure 6E is a graph of the filtered output of the circuit of the present invention;

Figure 7 is a graph of a circuit correction diagram in the polar representation; and

5 Figure 8 is a diagram of an alternate embodiment of the digital filter of the present invention.

Detailed Description of the Preferred Embodiment

Figure 2 is a diagram of the filter 30 of the present invention. The filter 30 includes an input
10 delay line composed of digital delays 32 and 34. The signal from the delay lines goes to the coefficient circuitry 36, 38 and 40. Additionally, a correction input along lines 42 is sent to the coefficient circuitry 36, 38 and 40. The correction input on line
15 42 is not sent through the delays 32 or 34. In the correction circuitry, an adder 36a, 38a and 40a adds the correction input together with the input from the delay line. Additionally, since the correction input and main input are differential inputs, the output of the
20 addition circuitry 36a, 38a and 40a is feedback after a delay as an input to the addition circuitry. The output of the delay 36b, 38b, and 40b is also sent to the gain amplifier 36c, 38c and 40c. The output of coefficient circuitry 36, 38 and 40 is sent to adder 42, which
25 produces the filter output. Note that, since the correction input along line 42 is not sent through any of the delays 32 or 34, the correction input is not filtered. The correction input, however, is converted from a differential input and given a gain equal to
30 $(G_1 + G_2 + G_3)$. By sending the correction input through the adders 36a, 38a and 40a, the correction input is given with the same gain as the delayed input. The circuitry could also be set up such that the gains G_1 , G_2 and G_3

can be modified and the correction input need not be changed.

The main input and correction input in Figure 2 are both differential inputs. As shown in Figures 4-5, a differential input filter allows the improved differential hue circuitry of Figure 5 to be used.

Figure 3 is a diagram of a video encoder 50 that uses the filter of the present invention. A lookup table 52 converts red/green/blue (RGB) pixel data into hue saturation and intensity values. These values are filtered in filters 54 and sent to the additional PAL/NTSC encoding circuitry 56. The additional PAL/NTSC encoding circuitry 56 uses the saturation and hue values to produce a chrominance subcarrier which is added to the intensity values to produce the video signal. The vertical and horizontal blanking interval, audio, and other information is added to the video signal. Circuitry 58, the phase analysis element and low-pass filter, includes an embodiment of the filter of the present invention.

Figure 4 illustrates a preferred embodiment of the circuitry 50 of the present invention. The circuitry 50 includes differential phase circuitry 60 which converts the hue input into a differential phase output, along with the special filter 62 of the present invention. Also shown is the correction signal circuitry 54 used to produce the unfiltered correction signal for the filter 62.

A preferred embodiment of the differential phase circuitry 60 is shown in Figure 5. The differential phase circuitry is also discussed and claimed in a co-pending application entitled "Reduction of Color Transition Distortions in NTSC/PAL Encoder" by inventor Anatoliy V. Tsyrganovich. Also incorporated by reference is the co-pending application "Dot Crawl

Reduction in NTSC/PAL Graphic Encoder," by inventor Anatoliy V. Tsyrganovich.

Looking again at Figure 4, the differential phase circuitry 60 produces a modified differential phase. A simple reconstruction of the hue using the modified differential phase produces a hue value having unbounded values. The correction signal circuitry 64 and filter 62 is used to provide boundaries for the hue signal. When the hue value on line 66 is greater than a high reference value, the comparator 68 controls multiplexer 70 to output a -2π correction value on line 74. When the hue value on line 66 is less than a low reference value, comparator 72 controls multiplexer 70 to output a 2π correction value on line 74. If the hue value on line 66 is in between the high reference and the low reference values, the multiplexer 70 outputs zero as the correction value along line 74. In this manner, the hue output value is maintained within a desired boundary. In a preferred embodiment, the high reference value is 2π and the low reference value is zero. Thus, the hue output range only needs guard bands equal in width to the reference value discussed below with respect to the differential phase circuitry 60. Thus, in one embodiment, the guard bands range from 2π to 3π and 0 to $-\pi$ are used and the hue output is encoded within the range 3π to $-\pi$.

Note that the hue signal on line 66 is, in effect, an unfiltered reconstructed hue signal, since the differential hue, differential correction signal, and the last output of the addition circuitry 76a are added in addition circuitry 76a. The hue input is filtered, but the correction offset is not filtered. The correction offset does not pass through the input delay line but goes directly to the coefficient circuitry 76, 78 and 80.

Figure 5 is a graph of the differential phase circuitry 60. This circuitry 60 uses differential circuitry 90 to provide a differential or delta hue signal. This delta hue signal is modified in circuitry 92 to produce the modified delta hue output. The absolute value of the delta hue is compared to a reference value. If the absolute value of the delta hue is greater than a reference value, then a modified value is sent through multiplexer 94 to be added to the delta hue in adder 96 to produce the modified delta hue output.

Figure 6A is a graph of the phase in signal along line 61 of the differential phase circuitry 60 of Figure 4. Figure 6B is a graph of the differential signal output along line 63 of the differential phase circuitry 60 of Figure 4. Note that at a time T_1 , the phase input moves up $3/2\pi$ in Figure 6A; however, the differential signal output drops down to produce a $-1/2\pi$ differential signal rather than a positive $3/2\pi$ differential signal. Figure 6C shows the input of the phase corrector circuitry 64 at line 66 in Figure 4. Note that, at time T_1 , the phase corrector signal drops to zero rather than rising to 2π ; zero and 2π being equivalent phases. At time T_2 , the phase signal at line 66 drops down to $-1/2\pi$. Since this is less than the low reference value, comparator 72 and multiplexer 70 cause a positive 2π correction pulse at time T_3 , as shown in Figure 6D.

Figure 6E shows the filter output at line 87 of Figure 4. Note that the filter acts as a low-pass filter to the input phase from line 66, as long as there is no correction pulse. At time T_3 , a correction pulse is produced which is not filtered by the circuitry 62. The output jumps up to a corresponding value within the range 0 to 2π , and continues low-pass filtering the transition. If the correction pulse component was

filtered, as shown in phantom line 100, spurious values for the color of the pixel location would be produced. Note that the value 102 is an equivalent phase representation to the value 104 which is the filtered output that would be produced if there is no correction pulse.

Figure 7 is a graph illustrating a circle correction for a virtual polar representation. As shown in Figure 7, there is a main phase range 110 from zero to 2π . Guard band 112 ranges from 2π to 3π , and guard band 114 ranges from 0 to $-\pi$. Note that the values in the guard bands 112 and 114 correspond to values within the main range 110, thus allowing a positive or negative 2π jump onto the main phase range 110.

Figure 8 is an alternate embodiment of the filter of the present invention. This alternate embodiment of the filter 120 includes the delay lines 122 and 124, coefficient circuitry 126, 128 and 130, summer 132 and the integration circuitry 134. Integration circuitry 134 converts the differential correction signal at point 136 to a correction offset level at point 138. The adder 126a, 128a and 130a adds the correction offset 138 with the output of the delay line including delays 122 and 124. The correction offset 138 is not filtered, while the input at line 121 is filtered. The output can be given by the equation

$$output(n) = g_1(input(n) + offset(n)) + g_2(input(n-1) + offset(n)) + g_3(input(n-2) + offset(n))$$

which reduces to

$$output(n) = g_1 input(n) + g_2 input(n-1) + g_3 input(n-2) + g offset(n)$$

where

$$g_1 = g_1 + g_2 + g_3$$

Various details of the implementation and method
5 are merely illustrative of the invention. It will be
understood that various changes in such details may be
within the scope of the invention, which is to be
limited only by the appended claims.